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Abstract— In this paper, we present a novel algorithm to
solve the Boolean Satisfiability (SAT) problem, using noise-based
logic (NBL). Contrary to what the name may suggest, NBL is
not a random/fuzzy logic system. In fact, it is a completely
deterministic logic system. A key property of NBL is that it
allows us to apply a superposition of many input vectors to a
SAT instance at the same time, circumventing a key restriction
and assumption in the traditional approach to solving SAT.
By exploiting the superposition property of NBL, our NBL-
based SAT algorithm can determine whether an instance is
SAT or not in a single operation. A satisfying solution can be
found by iteratively performing SAT check operations up to n
times, where n is the number of variables in the SAT instance.
Although this paper does not focus on the realization of an
NBL-based SAT engine, such an engine can be conceived using
analog circuits (wide-band amplifiers, adders and multipliers),
FPGAs or ASICs. Additionally, we also discus scalability of
our approach, which can apply to NBL in general. The NBL-
based SAT engine described in this paper has been simulated in
software for validation purposes.
I. INTRODUCTION
Boolean Satisfiability (SAT) [1] is a core NP-complete
problem which has been studied extensively. Given a set V of
variables (n in all), and a collection C of Conjunctive Normal
Form (CNF) clauses over V (m in all), the SAT problem
consists of determining if there is a satisfying truth assignment
for C, and returning this truth assignment. The CNF expression
C is referred to as a SAT instance. If no satisfying assignment
exists, C is referred to as an unsatisfiable instance.
The applicability of SAT to several problem domains such
as logic synthesis, formal verification, circuit testing, pattern
recognition and others [2] has resulted in much effort devoted
to devising efficient heuristics to solve SAT. Some of the more
well-known complete approaches for SAT include [3], [4],
[5], [6] and [7]. In addition, several incomplete or stochastic
heuristics have been developed as well. A partial list of these
are [8], [9], [10], [11], [12]. The complete approaches seek
to find a satisfying solution (or to prove that none exists) by
heuristically assigning a logic variable of the problem to ”1”
or ”0”. By analyzing the consequences of such an assignment,
a new variable is assigned, or a previously assigned variable
is backtracked upon. This is continued until C is satisfied, or
the search space is exhausted (in which case C is proven to
be unsatisfiable)
Recently, it was shown that noise can be used to realize
logic circuits [13], [14], [15]. We refer to this logic scheme as
Noise-based Logic (NBL) in the sequel. In NBL, a plurality of
pairwise uncorrelated noise sources (referred to as noise bits)
are utilized. Each such noise source has zero mean, and all
the sources have the same RMS value (assumed to be zero).
It is important to point out that NBL is a deterministic logic
scheme, and not fuzzy or probabilistic in nature. NBL can be
utilized to realize multi-valued logic as well [15], [16].
The orthogonality property of the noise bits yields some
powerful properties:
• Starting with 2n pairwise orthogonal basis noise sources,
we can create a noise hyperspace of cardinality 2n, by
appropriately multiplying these noise sources [15]. On a
single wire, the additive superposition of any subset of
this hyperspace can be transmitted, and this yields a total
of 22n possible logic values that can be transmitted on
the wire. In effect the wire behaves like 2n wires carrying
binary valued signals.
• In addition, we can apply all possible inputs to an n input
NBL circuit simultaneously. Consider a combinational
circuit with n inputs x1,x2, · · ·xn. For each input xi, let
us assume we have a noise source (noise bit) Nxi to
represent the xi literal, and a noise source Nxi to represent
the xi literal. Hence, for 1 ≤ i ≤ n, we may apply the
input (Nxi +Nxi ) to the ith input of the circuit. This in
effect means that we applied all 2n inputs to the circuit
simultaneously. We will see how this ends up being very
important in Section III.
In this paper, we present an approach to solve the SAT
problem utilizing NBL. The resulting approach can provide a
SAT/UNSAT decision in a single operation, and can provide a
satisfying input vector in a number of such operations which
is linear in n. This is possible because NBL allows us to
apply all 2n inputs to the circuit simultaneously. Although
no NBL circuits exist today, realizing the NBL-SAT solution
approach of our paper would require widely studied, and
ubiquitously available circuit components such as wideband
amplifiers, analog adders and analog multipliers and low-pass
filters. NBL-SAT may be implemented on FPGAs or ASICs
as well. We hope that the result of this paper will encourage
development of NBL circuits.
Before we list the contributions of this paper, we would like
to reiterate that the NBL used in this paper is not probabilistic
or fuzzy. Rather it is completely deterministic logic scheme.
So the claims made in this paper are not probabilistic or fuzzy,
but are completely deterministic.
The key contributions of this paper are:
• We show how NBL can solve the SAT problem. The
resulting algorithm can determine if a problem is SAT or
UNSAT in one operation, and can provide a satisfying as-
signment in n operations, where n is number of variables
in the SAT problem.
• Although the focus of this paper is not to provide concrete
realizations of the NBL based SAT algorithm, we show
that such realizations are imminently realizable with
existing technology
– A hardware based NBL-SAT solver requires com-
monly available hardware components such as wide-
band amplifiers, analog multipliers, analog adders,
and low-pass filters, or even FPGAs or ASICs.
– A software based NBL-SAT solver can be envi-
sioned. Initial proof-of-correctness simulations of
our algorithm were done on a MATLAB based
realization of our algorithm.
– Alternative realizations of NBL-SAT can be en-
visioned using sinusoidal signals [16] or Random
Telegraph Waves [17].
The remainder of this paper is organized as follows. Sec-
tion II discusses some previous work in this area. In Sec-
tion III we describe our approach to solving the SAT problem
using NBL. Section IV presents experimental results from
a MATLAB based simulation which validates our approach.
Section V discusses possible realizations of NBL-SAT, while
conclusions are discussed in Section VI.
II. PREVIOUS WORK
The idea of noise based logic was recently developed, and
initially described in [13]. In [14], the concept of NBL was
extended to multi-valued signals as well, and it was shown
that sinusoidal tones could be used instead of uncorrelated
noise signals, as the information carriers. The idea of using
an additive superposition of noise bits to generate a noise-
based hyperspace idea was presented in [15]. Starting with 2n
basis noise sources, it was shown how one could construct
a hyperspace of 2n noise sources using a linear number of
additions and multiplications. By an additive superposition of
any subset of this hyperspace, it was shown how a single
wire could carry as many as 22n symbols in it, effectively
accomplishing the task of 2n binary-valued wires.
Several derivative papers [18], [19], [17] of these works
developed the idea of noise based logic further, using pulse
based [18], [19] or Random Telegraph Wave (RTW) [17] based
signals. A VLSI implementation of NBL (using sinusoidal
signals as information carriers) was presented in [16]. In this
paper, the specialized and restricted version of NBL used
sinusoids. In particular the logic 1 and logic 0 signals were
chosen to be anti-correlated, in order to mimic binary logic
and demonstrate the viability of the approach. It was shown
that with existing MOSFETs, one can realize gates using
sinusoidal logic. To the best of the authors’ knowledge, there
has been no effort to date, to realize true NBL gates or circuits.
Just like NBL, quantum computers have the capability of
applying a superposition of input values to a quantum circuit.
In the past, there has been work in the realm of quantum com-
puting [20], [21], [22] focusing on solving SAT on quantum
computers. There are some precise differences between these
papers and the NBL based SAT engine described in this paper:
• In contrast to our approach, [20], [21], [22] only solve
the problem of determining whether a SAT instance
is satisfiable or unsatisfiable. Our approach, over and
above that of [20], [21], [22], provides an algorithm to
determine the satisfying assignment (if one exists) using
a linear number of NBL-SAT checks.
• Also, our NBL based SAT algorithm is realizable using
existing ubiquitous circuit components (such as wide-
band amplifiers, analog adders, analog multipliers and
filters). In contrast, the field of quantum computing is
extremely young, without the ability to realize even
medium sized quantum circuits, severely hampering the
applicability of the quantum SAT algorithm of [20], [21],
[22].
III. OUR APPROACH
Before discussing our NBL-SAT algorithm, we first provide
definitions related to topics of Boolean Satisfiability, NP-
completeness, and Noise-based Logic.
A. Definitions
Definition 1: A literal or a literal function is a binary
variable x or its negation x.
Definition 2: A cube is a conjunction (AND) of one or
more literal functions, i.e. x1x2x3.
Definition 3: A clause is a disjunction (OR) of one or more
literal functions, i.e. (x1 + x2).
Definition 4: A Conjunctive Normal Form (CNF) for-
mula consists of a conjunction of m clauses c1,c2 . . .cm. Each
clause ci consists of the disjunction of ki literals.
Definition 5: A CNF formula is said to be satisfied if each
of the m clauses of the CNF formula simultaneously evaluate
to true.
A CNF formula is also referred to as a logical product of
sums. Thus, to satisfy the CNF formula, at least one literal in
each clause must evaluate to true.
Definition 6: Boolean Satisfiability (SAT): Given a
Boolean formula S on a set of binary variables X =
{x1,x2,x3 · · ·xn}, expressed in Conjunctive Normal Form
(CNF), the objective of SAT is to identify an assignment of
the binary variables in X that satisfies S. If no such assignment
exists, this should be indicated.
For example, consider the formula S(x1,x2,x3) = (x1 +x2) ·
(x1 +x2+x3). This formula consists of 3 variables, 2 clauses,
and 4 literals. This particular formula is satisfiable, and a
satisfying assignment is < x1,x2,x3 >=< 0,0,1 >, which
can be expressed as the satisfying cube x1 x2 x3. The CNF
expression S is often referred to as a SAT instance in the
literature.
SAT is one of the most well known NP-complete problems.
As such, therefore, there are no known polynomial time
algorithms to solve SAT. Note that the definition of NP-
completeness is premised on the assumption that a Universal
Turing Machine (UTM) is used to perform operations to
solve the decision problem C. In this paper, we sidestep this
particular assumption. In particular, using NBL to solve SAT,
we are able to apply a superposition of all inputs (candidate
solutions) to the problem instance. This superposition property
allows us to verify all solutions simultaneously to determine
if the problem is satisfiable (or not) in a single operation, and
if satisfiable, to provide a satisfying solution in a number of
operations that is linear in n.
The remainder of this sub-section presents some definitions
pertaining to Noise-based Logic (NBL).
Definition 7: Independent Noise Processes: Consider two
noise processes Vi(t) and V j(t). These noise processes are
independent iff the correlation operator 〈〉 applied to Vi(t) and
V j(t) yields
〈Vi(t)V j(t)〉= δi, j
where δi, j is the Kronecker symbol (δi, j = 1 when i = j,
and δi, j = 0 otherwise.
Definition 8: Basis (Reference) Noise Processes (Bits):
Consider M noise processes V1(t),V2(t), · · · ,VM(t).
If these processes are pairwise independent, then
V1(t),V2(t), · · · ,VM(t) are referred to as basis (reference)
noise processes (bits).
For convenience, we assume that all the noise processes in
the sequel have a zero mean, and a zero RMS value.
Consider two orthogonal basis noise bits Vi(t) and V j(t)
(i 6= j). The product Zi, j(t) = Vi(t) ·V j(t) of two orthogonal
basis noise bits is orthogonal to Vk(t) (k = 1,2, · · · ,M). This
property was used [15] to realize a logic hyperspace. In other
words,
〈Zi, j(t),Vk(t)〉 = 0
Definition 9: Noise-based Logic Hyperspace: Using 2M
basis noise bits V 01 (t),V 11 (t), · · ·V 0m(t),V 1m(t), we can compute
a noise hyperspace H with dimensionality 2M, by multiplying
these noise bits appropriately, and performing their additive
superposition as follows:
H = V 01 (t) ·V 02 (t) · · ·V 0m−1(t)+
V 01 (t) ·V 02 (t) · · ·V 1m−1(t)+
· · ·+V 11 (t) ·V 12 (t) · · ·V 1m−1(t)
Example 1: Consider four orthogonal basis noise bits
V 01 (t),V 11 (t),V 02 (t),V 12 (t). The noise-based logic hyperspace
consists of four hyperspace elements V 01 (t) ·V 02 (t), V 01 (t) ·
V 12 (t), V 11 (t) ·V 02 (t), V 11 (t) ·V 12 (t).
The power of the noise-based hyperspace is evidenced
by the fact that starting from 2M basis noise sources, we
can construct a hyperspace of size 2M. Now an additive
superposition of any subset of elements from this hyperspace
can be transmitted along a wire.
In the remainder of this paper, we will refer to noise sources
as N instead of N(t).
B. Generating all 2n Minterms in an NBL Additive Superpo-
sition
Before we describe our NBL based SAT algorithm, we first
discuss a means of constructing the additive superposition of
all input vectors for a problem [15].
Consider a problem on n binary valued variables
x1,x2, · · · ,xn. For each variable xi, we define two basis noise
sources Nxi and Nxi , for the negative and positive literals of xi
respectively. This requires a total of 2n basis noise sources.
Now, we can construct the product
T = (Nx1 +Nx1) · (Nx2 +Nx2) · · · (Nxn +Nxn) (1)
If T were expanded out, it is easy to see that T is the
additive superposition of 2n products of basis noise sources.
Each product corresponds to a noise-based minterm on the n
variable space.
Example 3: Suppose n = 3. Then, if T were expanded out,
we get
T =(Nx1 ·Nx2 ·Nx3)+(Nx1 ·Nx2 ·Nx3)+(Nx1 ·Nx2 ·Nx3)+(Nx1 ·
Nx2 ·Nx3)+(Nx1 ·Nx2 ·Nx3)+(Nx1 ·Nx2 ·Nx3)+(Nx1 ·Nx2 ·Nx3)+
(Nx1 ·Nx2 ·Nx3)
In other words, using Equation 1, we are able to generate the
additive superposition of all 2n minterms of the binary space.
This is generated with a linear number of noise sources, and
a linear number of analog adders and multipliers.
An important variation of the above idea is that we can
bind a subset of variables to any literal value in T above, and
generate an additive superposition of the minterms that are
in the cube subspace of the bound variables. In other words,
suppose we bind variables X = {xi,xi+1, · · · ,xi+p−1} to literals
li, li+1, · · · , li+p−1 respectively, where p < n, then we generate
the additive superposition of all minterms in the cube subspace
li · li+1 · li+2 · · · li+p−1.
Example 4: In Example 3, if we bind variable x1 to literal
x1, then Tx1 = (Nx1 +0) ·(Nx2 +Nx2) · · · (Nxn +Nxn). If Tx1 were
expanded out, we would get
Tx1 = (Nx1 ·Nx2 ·Nx3) + (Nx1 ·Nx2 ·Nx3)+ (Nx1 ·Nx2 ·Nx3)+
(Nx1 ·Nx2 ·Nx3)
Thus Tx1 is the additive superposition of all the minterms
in the cube subspace x1.
Using the construction of T and Tv subspace above, we now
discuss our NBL-SAT algorithm.
C. SAT to NBL-SAT Transformation
In this subsection, we described the process of transforming
a SAT decision problem S into an equivalent NBL formula SN .
Consider a decision problem expressed as a CNF S with m
clauses (S = c1 · c2 · · ·cm) on a set of binary variables X =
(x1,x2, · · · ,xn). We would like to determine if S is satisfiable,
and if so, find a satisfying assignment. SN is comprised of the
product of 2 sets of clauses τN and ΣN , where τN contains
all 2n valid minterms for the instance S, while ΣN contains
all satisfying minterms for S. These clauses are discussed in
detail in the following.
For each clause c j, we create 2n independent basis noise
sources which are used to represent the positive and negative
literal of each variable x1,x2, · · · ,xM . Let N jxi be the noise
source corresponding to literal xi in clause c j, and N jxi be the
noise source corresponding to literal xi in clause c j. In total,
we create 2mn independent basis noise sources as there are m
clauses, each requiring 2n noise sources. Note that the noise
sources are independent across clauses, such that the product
of any noise (for any variable xp and xq) from clauses c j and
ck where j 6= k has a zero mean (N jxp ·Nkxq = 0).
Construction of τN: First we construct the noise hyper-
space τN which contains all 2n valid minterms to be applied
to the SAT instance ΣN . The hyperspace τN is constructed
following Equation 1, except the two basis noise sources Nxi
and Nxi for literals xi and xi are replaced with the products
N1xi N
2
xi · · ·Nmxi and N1xiN2xi · · ·Nmxi respectively. These products
correspond to the product of noise sources for literals xi and
xi respectively, used in all clauses for ΣN .
τN = ((N1x1 N
2
x1 · · ·Nmx1)+ (N1x1N2x1 · · ·Nmx1))
·((N1x2 N2x2 · · ·Nmx2)+ (N1x2N2x2 · · ·Nmx2))
· · · ((N1xn N2xn · · ·Nmxn)+ (N1xnN2xn · · ·Nmxn)) (2)
Construction of ΣN: Now we construct the NBL-based
SAT instance ΣN from the SAT instance S by replacing the
positive literal of variable v in clause c j by cube subspace
T jv , and the negative literal of variable v in clause c j by noise
source T jv . By binding the the variable v to the literal value,
the cube subspace T jv or T jv is an additive superposition of
minterms containing the literal value which satisfies clause
c j.
Example 5: Consider the CNF formula S = c1 ·c2 ·c3 ·c4 =
(x1)·(x2+x3)·(x1+x3)·(x1+x2+x3). The NBL-SAT instance
ΣN is as follows:
ΣN = (T 1x1) · (T 2x2 +T 2x3) · (T 3x1 +T 3x3) · (T 4x1 +T4x2 +T4x3)
When ΣN is expanded out, the noise vectors for minterms
from each clause form products with noise vectors of minterms
from all other clauses. A valid satisfying minterm for ΣN
would be such that its final noise product contains a product of
noise vectors from all clauses that represent the same minterm.
All other combination of noise vectors are logically invalid.
Consider a SAT formula S where number of variables and
clauses are n = 2 and m = 2 respectively. An example of a
valid noise-based minterm is:
N1x1 N
2
x1N
1
x2
N2x2
which corresponds to the minterm x1 x2 of S. An example
of an invalid noise-based minterm is:
N1x1 N
2
x1
N1x2 N
2
x2
Which corresponds to the term x1 x1 x2 of S.
Thus ΣN is the additive superposition of all valid (satisfying)
and invalid minterms of the SAT instance. Since τN only
contains all valid minterms as shown in Equation 2, the
product of τN · ΣN is the additive superposition of the self-
correlation of each of the valid minterms. The average value
of τN ·ΣN is zero if the instance S is unsatisfiable, and positive
if the instance S is satisfiable.
D. Satisfiability Check using NBL-SAT
Algorithm 1 describes the procedure for a single operation
satisfiability checking using NBL-SAT. After formulation of
NBL-SAT ΣN and hyperspace τN , the check for satisfiability
is done with an observation of SN = τN ·ΣN . If SN has a zero
average, then we conclude S is unsatisfiable. If on the other
hand, SN has a positive average value, then S is satisfiable.
Algorithm 1 Pseudocode of NBL-SAT checker
1: NBL−SAT check(SN )
2: SN ← (τN ·ΣN)
3: if SN output has a zero average then
4: return(S is unsatisfiable)
5: else
6: return(S is satisfiable)
7: end if
The key to the single operation SAT check achieved by this
algorithm are the superposition and correlation properties of
the noise basis sources. In ΣN , each clause c j contains any
number of cube subspaces T jv . The disjunction of all the T jv
in clause c j result in a new noise vector Z j. Thus Z j is the
additive superposition of all noise-based minterms that satisfy
clause c j. Hence ΣN includes the additive superposition of all
noise-based minterms that satisfy S. Multiplying ΣN with τN
simply yields the additive superposition of the self correlation
of the noise-based minterms of S.
The output of ΣN is the conjunction (product) of all Z j noise
vectors from the clauses. We recall that the product of two
independent noise sources is 0. As τN is the additive super-
position of valid minterms for S, then the product τN ·ΣN = 0
only in the case where ΣN and τN do not share any noise
vectors, and hence, no minterm exists in ΣN that correlates
to any of the valid minterms in τN . If SN = 0 or has a zero
average, then there is no valid minterm that exists across all
clauses and we conclude S is unsatisfiable (line 4).
However, if ΣN and τN contain common minterm(s), the
product of the noise vectors results in a positive average for
SN . Then if τN ·ΣN has a positive DC offset, we can conclude
a common satisfying minterm exists across all clauses (line
6).
A demonstration of the algorithm is shown in Examples 6
and 7.
Example 6: Consider the CNF formula S = (x1+x2) ·(x1 +
x2). The NBL-SAT instance is as follows:
ΣN = (T 1x1 +T
1
x2
) · (T 2x1 +T 2x2)
By expanding T jxi to show the minterms:
ΣN = (N1x1 N
1
x2 + N
1
x1 N
1
x2
+ N1x1 N
1
x2
) · (N2x1 N2x2 + N2x1 N2x2 +
N2x1 N
2
x2
)
The minterms x1x2,x1 x2 exist in all clauses, which will have
the noise products N1x1 N
2
x1N
1
x2
N2x2 , N
1
x1
N2x1 N
1
x2
N2x2 respectively in
ΣN .
The valid minterm hyperspace τN is as follows:
τN = (N1x1 N
2
x1 +N
1
x1
N2x1) · (N1x2N2x2 +N1x2N2x2)
τN = N1x1 N
2
x1N
1
x2 N
2
x2 + N
1
x1 N
2
x1 N
1
x2
N2x2 + N
1
x1
N2x1N
1
x2 N
2
x2 +
N1x1 N
2
x1
N1x2 N
2
x2
The noise products for the minterms x1 x2, x1 x2 exist
in both ΣN and τN . The result SN = τN · ΣN will be the
additive superposition of the self-correlation of these two noise
products and SN will thus have a positive average, concluding
this example as satisfiable.
Example 7: Consider the CNF formula S = (x1) · (x1). The
NBL-SAT instance is as follows:
ΣN = (T 1x1) · (T 2x1)
By expanding T jxi to show the minterms and noise products:
ΣN = N1x1 N
2
x1
The valid minterm hyperspace is as follows:
τN = N1x1 N
2
x1 +N
1
x1
N2x1
The noise vectors in ΣN and τN are orthogonal as they do
not contain any common minterms. The result SN = τN ·ΣN
will have a zero average, concluding that this example is
unsatisfiable.
Theorem 3.1: If the product of the NBL-SAT instance
ΣN and hyperspace τN produces a zero average, then S =
f (x1,x2, · · · ,xM) is unsatisfiable. Proof: If a subset of
clauses {c j,c j+1, · · · ,ck} in S are unsatisfiable, then there are
no common minterms among c j,c j+1, · · · ,ck. As such, the cor-
responding noise vectors Z j,Z j+1, · · · ,Zk, which contain the
additive superposition of minterms that satisfy c j,c j+1, · · · ,ck
respectively, will form a superposition of logically invalid
noise minterms (i.e. N jxi Nkxi ). As τN contains only valid
minterms by construction, ΣN and τN will be uncorrelated,
and the product τN ·ΣN will produce a zero average output.
Note that two key observations can be made at this stage:
• Applying the test of Theorem 3.1 allows us to determine
if S is SAT with a single operation.
• The reason why we are able to perform the SAT check
with a single operation is that we are able to effectively
and simultaneously apply all minterms to the NBL-
SAT instance, since each of the minterms in NBL are
orthogonal basis noise vectors. This is not possible in
traditional SAT solvers.
E. Algorithm to Determine Satisfying Assignment using NBL-
SAT
Algorithm 2 describes the NBL-SAT procedure to determine
the satisfying assignment for a SAT instance S. It is assumed
that Algorithm 1 has been run and has shown S to be satisfiable
before Algorithm 2 is invoked.
Algorithm 2 starts by initializing the result to φ (line 2).
We iterate over all n variables of the problem (line 3). In the
ith iteration, we take the current reduced hyperspace τN , and
bind the variable xi to 1 (line 4). By binding the variable
xi to 1, we limit the reduced hyperspace τredN to contain
only valid minterms in the xi subspace. In essence, we are
testing to see whether the current SredN has a satisfying solution
in the xi subspace. If the NBL-SAT check of SredN returns
”unsatisfiable”, then the solution is in the xi subspace (since SN
is known to be satisfiable a-priori, given that that Algorithm 1
has already been run). Hence we append xi to the result (line
7), and continue further processing after binding variable xi
Algorithm 2 Pseudocode of NBL-SAT satisfying assignment
determination
1: NBL−SAT satis f ying assignment determination(SN )
2: Result = φ
3: for i = 1 to n do
4: τredN ← (τN with variable xi bound to 1)
5: SredN ← (τredN ·ΣN)
6: if NBL-SAT check(SredN ) is unsatisfiable then
7: Result ← Result ∪ xi
8: τredN ← (τN with variable xi bound to 0)
9: else
10: Result ← Result ∪ xi
11: end if
12: τN ← τredN
13: end for
14: return Result
to 0 (line 8). If ΣredN is satisfiable, then the solution is in the
xi subspace, and we append xi to the result (line 10). Before
continuing the next iteration, we update τN with τredN (line 12),
to ensure that future iterations inherit the variable binding that
was conducted in the current iteration. The result is finally
returned in line 14.
Example 8: Consider the SAT instance of Example 6,
S = (x1 + x2) · (x1 + x2), which has been known to be satis-
fiable according to Algorithm 1. The NBL-SAT formula is as
follows:
ΣN = (N1x1 N
1
x2 + N
1
x1 N
1
x2
+ N1x1 N
1
x2
) · (N2x1 N2x2 + N2x1 N2x2 +
N2x1 N
2
x2
)
τN = (N1x1 N
2
x1 +N
1
x1
N2x1) · (N1x2 N2x2 +N1x2N2x2)
SN = ΣN · τN
ΣN contains two valid noise minterms N1x1 N
2
x1 N
1
x2
N2x2 ,
N1x1 N
2
x1
N1x2 N
2
x2
which are x1 x2,x1 x2 respectively.
Now in the first iteration of Algorithm 2, we bind variable
x1 to 1 (line 4), yielding
τredN = (N1x1 N
2
x1 + 0) · (N1x2N2x2 +N1x2N2x2)
τredN = N1x1 N
2
x1 N
1
x2N
2
x2 +N
1
x1N
2
x1N
1
x2
N2x2
SredN = ΣN · τredN
Thus SredN has a positive average value as the noise minterm
N1x1 N
2
x1N
1
x2
N2x2 exists in both ΣN and τ
red
N . The NBL-SAT check
will return that SredN is satisfiable, and x1 is appended to the
(initially empty) result (line 7) and we update τN ← τredN .
In the second iteration, we bind variable x2 to 1, yielding
τredN = (N1x1 N
2
x1 + 0) · (N1x2N2x2 + 0)
τredN = N1x1 N
2
x1 N
1
x2N
2
x2
SredN = ΣN · τredN
The SredN has a zero average value and the NBL-SAT check
will return that SredN is unsatisfiable, hence x2 is appended
to the final result x1 x2 (line 10) which is our satisfying
assignment for the example.
Note that Algorithm 2 yields a satisfying minterm. It can
be easily modified to return satisfying cubes. To do this, each
iteration would bind a variable xi to both 1 and 0. If the
resulting SredN outputs both have a positive average value, then
variable xi would be omitted from the result.
F. Scaling Issues
In order to discuss how NBL-SAT scales with the number
of variables and clauses, consider 3-SAT instances (in which
each clause has 3 literals) with n variables and m clauses. We
assume that each basis noise source (N jxi) is a uniform random
variable between [-0.5, 0.5]. Recall that the average value of
τN ·ΣN is proportional to the number of satisfying minterms,
since such minterms are present in both τN and ΣN . Hence
the ability of NBL-SAT to discriminate between an instance
with one satisfying minterm and another instance which is
unsatisfiable needs to be considered. We define the SNR of
NBL-SAT as
SNR = µˆ1−3σˆ1µˆ0+3σˆ0
where µˆi is the expectation of the mean of the average value
of τN ·ΣN when there are i satisfying minterms, and σˆi is the
expectation of the standard deviation of the average value of
τN ·ΣN , when there are i satisfying minterms. Note that µˆ0 =
0. Assuming that there are N samples in each noise source,
we have:
µˆ1 = E( 1N Σ
N
i=1{Πnmj=1x2j})
where x j is uniformly distributed within [-0.5, 0.5]. The
product is over nm since there are nm noise products in any
satisfying minterm in NBL-SAT. Simplifying, we have µˆ1 =
( 112 )
nm
.
Similarly, the unbiased estimate of the variance of the mean
of the product of nm independent uniform distributions [23]
(over N samples) is given by ˆσ2 = 1N−1 ( 112)2nm.
Now the total number of products in a NBL-based 3-SAT
instance with n variables and m clauses is (2n) · (2n− 2n−3)m
∼ O(2nm). The first term refers to the number of products of
τN , while the second term is the number of products in ΣN .
Since these O(2nm) products are independent, their variances
will add up, and so we have σˆ1 = σˆ0 = 1√N−1 (
1
12)
nm ·2nm.
For SNR ≫ 1, we can ignore σˆ1 in the SNR expression,
yielding
SNR = µˆ13σˆ0 =
√
N−1
3·2nm .
Note that if it is known that the instance has K satisfying
minterms, then the SNR expression above is multiplied by K.
IV. EXPERIMENTAL RESULTS
To validate our NBL-SAT algorithm, we simulated several
small NBL-SAT SN instances and corresponding TN hyper-
spaces in MATLAB. In our simulations, each basis noise
source (N jxi) is a uniform random variable between [-0.5, 0.5].
Each instance is simulated until the mean value of SN has
converged to the third significant digit or until 108 noise
samples have been reached. Our experiments focus on the
SAT checker from Algorithm 1, as the satisfying assignment
determination from Algorithm 2 simply consists of iterative
applications of the SAT checker.
We use the following two examples, one unsatisfiable and
one satisfiable, to validate the correctness of our scheme.
SUNSAT = (x1 + x2) · (x1 + x2) · (x1 + x2) · (x1 + x2)
SSAT = (x1 + x2) · (x1 + x2) · (x1 + x2) · (x1 + x2)
The first clause in our satisfiable example is redundant, but
brings the number of clauses m to 4 and make the SN values
comparable with our unsatisfiable example which also has m=
4. In Figure 1, the average mean values of SN of both examples
are plotted as a function of number of noise samples.
V. REALIZING AN NBL-BASED SAT ENGINE
The NBL-based SAT algorithm is easily realized using
existing hardware and software based approaches. We devote
this section to a discussion on possible realizations.
A first observation we make in this regard is that instead
of using uncorrelated noise sources as the basis vectors, we
could utilize sinusoidal signals as the basis vectors [14],
[16]. Assuming that the highest frequency sinusoid realizable
Fig. 1. SN mean for UNSAT and SAT instances
in today’s technology has a frequency F , (typically in the
10s of GHz), and that all the basis sinusoids are equi-
spaced with a frequency difference of f between adjacent
sinusoids, we could realize F/ f variables for the Sinusoid-
based Logic (SBL) SAT engine. Minimizing f would be a key
design criterion, allowing us to implement a large number of
variables. A small value of f would require the low-pass filters
of high order, yielding a more complex circuit. The tradeoff
of circuit complexity versus number of variables remains an
open exercise.
Using the above ideas, a hardware based NBL-based SAT
field-programmable engine can be envisioned as well. Such
an engine would have a plurality of adders (implementing
configurable clauses), multipliers (implementing the conjunc-
tion operation among the clauses), and noise sources (which
could potentially be made up of wideband amplifiers which
amplify a resistor’s thermal noise, or realized using pseudo-
random number generator). In an SBL based engine, on-chip
sinusoidal oscillators of different frequencies [24], [25], [26]
could be utilized. Such an engine would have an on-chip
correlator block as well. Having such a reconfigurable engine
would allow the user to load their specific SAT instance on this
engine, and run it using the algorithms described in Section III.
A natural extension to the hardware based NBL-based SAT
engine is a hybrid approach using both CPU and a NBL-based
SAT coprocessor as in [27], [28], where in the primary (exact)
SAT solver is implemented on the CPU, but the assignment
of variables is guided through the NBL-SAT coprocessor.
For example, we could iterate over all variables where each
variable is bound to 1 and 0, and check in the NBL-SAT
coprocessor if the reduced SN is satisfiable. As the SN mean
is directly proportional to the number of satisfying minterms,
we choose the binding that results in the highest SN mean, thus
potentially improving the efficiency of the CPU SAT solver
to find an assignment.
Both the NBL-based SAT engine and the SBL based SAT
engine could be simulated in software. In both cases, the ad-
dition, multiplication and autocorrelation operations would be
performed in software. The adders, multipliers and correlators
could be implemented as analog blocks or digital blocks in
such a simulation based approach.
VI. CONCLUSIONS
Noise-based Logic (NBL) is a recently proposed approach
to realize logic circuits. NBL is actually a deterministic logic
system, contrary to what its name may suggest. Among its
most powerful features is the ability to apply all 2n input
minterms to a n-input circuit, simultaneously. Using NBL,
we have presented a novel approach to solve the Boolean
Satisfiability (SAT) problem. By exploiting the superposition
and correlation properties of noise basis sources in NBL, our
approach circumvents a key assumption (and restriction) in
the traditional approach to solving SAT. In our NBL-based
SAT approach, we show that the decision about whether an
instance is SAT or not can be made in a single operation, and
a satisfying solution can be found in linear number of such
operations. A key advantage of NBL-SAT algorithm is that
an NBL-based SAT engine can be easily implemented using
existing hardware and software. This paper also discusses the
scalability of NBL-SAT, and for NBL in general. Additionally,
NBL-SAT is not limited to noise and can be realized using
sinusoidal signals, pulse-based logic, and RTW-based logic.
Although no NBL style circuits have been developed to date,
we hope that the power of NBL will encourage work in the
realization of such circuits.
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